登录
首页 » Others » 533-004-01-1014

533-004-01-1014

于 2020-06-18 发布 文件大小:46KB
0 294
下载积分: 1 下载次数: 0

代码说明:

  以上是一款扫描仪的测量程序,此程序安装数模3D编写。使用PCDMIS软件可离线模拟测量路径。直观了解测量过程。(Above is a scanner measurement program, which installs digital and analog 3D programming. PCDMIS software can be used to simulate the measurement path offline. Visual understanding of the measurement process.)

文件列表:

533-004-01-1014-胡志喜.PRG, 221184 , 2018-10-26

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DBOX RT FIX USB
    说明:  tools unpak repack squashfs file
    2020-06-24 00:00:08下载
    积分:1
  • Doc5
    说明:  EXERCICE CHM 3 ANNEE SECONDAIRE
    2019-02-26 04:43:27下载
    积分:1
  • 字符串
    字符串相关指令的知识点和字符串相关的面试题,推荐(Knowledge Points of String-related Instructions and String-related Interview Questions, Recommendations)
    2020-06-23 06:00:02下载
    积分:1
  • saipiu
    在matlab R2009b调试通过,GPS和INS组合导航程序,是路径规划的实用方法。( In matlab R2009b debugging through, GPS and INS navigation program, Is a practical method of path planning.)
    2016-09-15 11:10:38下载
    积分:1
  • 机械臂控制系统仿真
    机械臂控制系统仿真,包括PID控制,滑模控制,反演控制,模糊控制等方法(robotic ram control system simulation,including PID control,sliding mode control,backstepping control etc)
    2018-05-19 17:12:47下载
    积分:1
  • inexact_alm_rpca
    RPCA的代码实现。内容包含部分测试程序以及测试图片(RPCA code implementation.It contains part of the test program and test pictures.)
    2017-06-12 17:39:52下载
    积分:1
  • 基于Simulink的混动电动汽车统一模型架构设计与应用
    基于Simulink的混动电动汽车统一模型架构设计与应用,比较适合新手普及知识(Design and Application of Unified Model Architecture of Hybrid Electric Vehicle Based on Simulink)
    2018-07-11 15:39:05下载
    积分:1
  • APB_timer
    说明:  设计一个挂载在 APB 总线上的计数器,按照 APB 的时序给计数器赋值,主 机通过地址对计数器进行配置,通过数据输入端口给计数器设置计数器最大值, 并通过数据输出端口输出计数器的计数值。该设计还设置了一个计数完成信号, 当计数器满足模式配置后的计数要求时,会将该信号拉高(A counter mounted on the APB bus is designed. The counter is assigned according to the sequence of APB The computer configures the counter through the address and sets the maximum value of the counter through the data input port, And output the count value of the counter through the data output port. The design also sets a count completion signal, When the counter meets the counting requirements after the mode configuration, the signal will be pulled high)
    2021-05-14 17:30:02下载
    积分:1
  • Copy
    说明:  this file describes the steps in building a fifo buffer module in verilog hdl and programming them on an fpga device
    2020-06-21 21:00:02下载
    积分:1
  • Python核心编程(第3版)PDF高清晰完整中文版
    python核心编程3,适合有一定python基础的朋友,这本书讲了gui编程,网络编程,多线程,正则以及Django框架等各方面知识,比较全面。(core python programming(3rd))
    2018-08-11 13:52:10下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载