登录
首页 » Others » Logik25SModbusDecodingAlarmInfo

Logik25SModbusDecodingAlarmInfo

于 2017-05-18 发布 文件大小:70KB
0 327
下载积分: 1 下载次数: 1

代码说明:

  Logika 25s controllers Modbus alarm codes documentation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 02_whole
    Multi-Carrier Cooperative Wireless Communication
    2017-11-15 00:10:22下载
    积分:1
  • PPPOEchangjianguzhangdaima
    pppoe常见故障分析,电信故障排除所需要的PPPOE知识(pppoe common fault analysis, telecommunications, troubleshooting knowledge required for PPPOE)
    2009-09-16 17:13:05下载
    积分:1
  • 分数阶傅里叶法对LFM信号进行检测和参数估计的参考献 FRFT
    说明:  分数阶傅里叶法对LFM信号进行检测和参数估计的参考文献,可以参考原理。(The reference of fractional Fourier method for LFM signal detection and parameter estimation can refer to the principle.)
    2020-02-19 15:17:48下载
    积分:1
  • wcnc08-bc
    Effi cient Cooperative Diversity Schemes and Radio Resource Allocation for IEEE 802.16j
    2011-09-27 19:10:26下载
    积分:1
  • DTMC
    Foreign materials as well as Solving Discrete-Time Markov Chains,ece document.
    2009-06-08 04:25:41下载
    积分:1
  • jhw
    南京工程学院通信专业现代交换技术期末考试总结(Nanjing Institute of Communications professional modern switching technology final exam summary.)
    2012-05-16 10:56:47下载
    积分:1
  • ModifiedLMMSETurboEqualization
    turbo均衡的一种算法修改的MMSE算法对深刻理解TE很与帮助。(turbo balanced an algorithm modified MMSE algorithm is with a deep understanding of TE help.)
    2009-01-07 10:39:25下载
    积分:1
  • Image-Thresholding-Using-Neural-Network
    SSM: Slot Scheduling Mechanisms in a Multihop Wireless Hotspot Network
    2011-08-15 10:04:55下载
    积分:1
  • UDP
    udp协议介绍 是一个无连接的协议,快速等(udp protocol described is a connectionless protocol, fast, etc.)
    2011-07-30 22:02:17下载
    积分:1
  • TheResearchAndIPDesignOfSMBusBasedSmartBattery
    本文研究了SMBus 规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下 (Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台 完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有 良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
    2009-03-26 12:16:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载