-
matlab-vehiclenumberplate--recognition
能测定蓝底白字的车牌,图片格式要设定为640*480的jpg。(It can recognize the vehicle number plate with white number on a blue background.)
- 2010-11-24 22:42:26下载
- 积分:1
-
自适应动态规划,数据驱动模型
自适应动态规划,数据驱动模型,神经网络,最优跟踪控制,鲁棒控制
Data-Driven Robust Approximate Optimal Tracking Control for Unknown General Nonlinear Systems Using Adaptive Dynamic Programming Method(Adaptive dynamic programming, data-driven model, neural networks, optimal tracking control, robust control.)
- 2020-10-03 22:27:39下载
- 积分:1
-
A-COMMUNICATION-SYSTEM
说明: 一个基础通信系统的M文件实现,包括产生信源,信源编码,调制,信道传输,解调和误码率绘图(Generate a Random Binary Data Stream. Modulate.White Gaussian Noise. Create a Scatter Plot. Compute the System s BER. )
- 2011-02-19 10:16:49下载
- 积分:1
-
emd_new
EMD的matlab例程,用于振动、医疗、工业等领域中的信号处理(EMD Matlab routines for vibration, health, industry and other fields of signal processing)
- 2007-05-20 15:32:23下载
- 积分:1
-
moshishibie
对X应用贝叶斯分类,对X的前两类训练单层感知器(The classification of X application of Bias,on the X of two kinds of training single-layer perceptron)
- 2013-04-16 18:39:10下载
- 积分:1
-
twobeams
光束合成相干仿真器,模拟两个光束在空气中传播并相干,可进行参数设定。(Coherent beam combiner simulator to simulate the propagation and the two coherent light beams in the air, the parameters can be set.)
- 2013-12-27 01:47:26下载
- 积分:1
-
Digital-signal-processing
Digital signal processing(Digital signal processing program contains a variety of signal processing algorithms)
- 2013-05-20 10:39:15下载
- 积分:1
-
68693596PLL
Algorithm PLL for inverter dc-AC
- 2013-11-06 17:30:08下载
- 积分:1
-
plotPLgeneral
该代码描绘了服从正态阴影模型的路径损耗和自由空间的路径损耗。并且添加了阴影产生的随机效应。(The code depicts shading model subject to normal free-space path loss and the path loss. And add a shadow generated random effects.)
- 2013-10-31 14:35:35下载
- 积分:1
-
dds_matlab
利用Matlab软件编程实现DDS(直接数字频率合成技术)。设时钟的频率为固定值f_C,在CLK的作用下,如果按照0000,0001,0010,…,1111的地址顺序读出ROM中的数据,即表1中的幅值编码,其正弦信号频率为f_01;如果每隔一个地址读一次数据(即按0000,0001,0100,…,1110顺序),其输出信号频率为f_02,且f_02将比f_01提高一倍,即f_02=2f_01;其余类推。这样,就可以实现直接数字频率合成器的输出频率的调节。(Matlab software programming DDS (direct digital frequency synthesis). Clock frequency set to a fixed value f_C, under the effect of CLK, according to 0000,, ..., 1111 of the sequence of addresses in the ROM reads the data, i.e., the amplitude of the encoding in Table 1, the frequency of the sinusoidal signal f_01 if every time a read address data (ie 0000,0001,0100, ..., the order of 1110), the output signal frequency is f_02, and f_02 f_01 than doubled, i.e. f_02 = 2f_01 rest on. This allows direct digital frequency synthesizer output frequency regulation.)
- 2020-10-05 09:57:38下载
- 积分:1